賴飛羆臺灣大學：資訊工程學研究所連俊鑫LIEN, CHUN-HSINCHUN-HSINLIEN2007-11-262018-07-052007-11-262018-07-052006http://ntur.lib.ntu.edu.tw//handle/246246/53965當晶片設計進入深次微米世代，金屬導線已逐漸成取代邏輯閘延遲而為效能設計上的瓶頸，尤其當工作頻率達到Giga Hz以上時，除了導線間電容造成的雜訊外，導線間寄生電感帶來的效應更是不可忽視。為了降低導線間寄生效應產生的雜訊及功耗，插入屏蔽線是個有效的方法。本篇論文在同時考慮寄生電容、電感模型下，針對指令位址匯流排提出了一個決定屏蔽線插入位置的演算法。它根據匯流排上每一條位元線的內容變換量以及匯流排全部的總內容變換量，將原先的匯流排分割出數個區塊，再從每個區塊中，利用HSPICE模擬的結果作為準則，找出最佳的屏蔽線插入位置。實驗結果顯示，我們的方法在降低功耗及延遲上，成果大約是SSIA方法的1.6倍。其中當插入四條屏蔽線時，較未插入任何屏蔽線的情況下節省了12.83% 的功耗，在時間延遲上亦減少了1.76%。With the integrated circuits technology entering the era of deep sub-micron, the interconnections on the chip have become the performance bottleneck. The situation is especially obvious when the operating frequency is at several giga Hz because not only the parasitic capacitances result in noise but also the coupling inductances incur the signal integrity problem. In order to reduce the undesired noise and power consumption caused by parasitic elements between wires, shield insertion is a common and effective approach. In this theme, we proposed an algorithm to decide the shield insertion locations under the consideration of both capacitive and inductive coupling impacts. It partitions the whole instruction address bus into some regions according to the coupling effects between every two adjacent signal wires and finds the best shielding location based on HSPICE simulation results. Experimental results show that our method can reduce the power consumption and delay up to 1.6 times the achievements of SSIA. In the case of four shields, there is a 12.83% reduction on power consumption as well as a 1.76% reduction on delay compared to the case without any shield.Chapter 1 Introduction 1 1.1 Interconnect Trends 1 1.2 Motivation 3 1.3 Related Work 4 1.4 Organization 6 Chapter 2 Background 7 2.1 Interconnect Capacitance 7 2.1.1 Self-Capacitance 7 2.1.2 Coupling Capacitance 11 2.2 Interconnect Inductance 15 2.2.1 Self-Inductance 15 2.2.2 Mutual Inductance 15 2.2.3 Loop Inductance 16 2.2.4 Partial Inductance 16 2.3 The shielding method 17 2.4 Selective Shield Insertion Algorithm 19 2.5 The RLC Model 26 2.5.1 The Lumped Model 26 2.5.2 The distributed RLC model 27 Chapter 3 Proposed Low Power Shielding Method for Address Bus 28 3.1 Problem Formulation 28 3.2 Proposed Method 29 3.2.1 Statistical Characterization 31 3.2.2 Partition the Bus 33 3.2.3 Getting Final Shield Locations Overall 38 Chapter 4 Experimental Results 39 4.1 Experimental Environment 39 4.2 Experimental Flow 39 4.3 Experimental Results 41 Chapter 5 Conclusion 45 Bibliography 46393509 bytesapplication/pdfen-US屏蔽線插入法功耗雜訊耦合效應Shield insertionpower consumptionnoisecoupling effectHSPICEthesishttp://ntur.lib.ntu.edu.tw/bitstream/246246/53965/1/ntu-95-R93922119-1.pdf