Cheng, K.-R.K.-R.ChengChen, H.-S.H.-S.ChenLallart, M.M.LallartWu, W.-J.W.-J.WuWEN-JONG WU2020-01-172020-01-172018https://scholars.lib.ntu.edu.tw/handle/123456789/451954This paper presents a 0.25μm HV-CMOS implementation of a Synchronous Inversion and Charge Extraction (SICE) interface circuit for piezoelectric energy harvesting. The bias-flip interfacing circuits which perform voltage inversion on the extremes of the voltage waveform have been proved effectively boosting the output power of piezoelectric energy harvesting. The proposed SICE interfacing circuit inverts the piezoelectric voltage on each extremum (bias flip action) for a given number of extremum occurrences, and then extracts the total electrostatic through the Synchronous Electric Charge Extraction (SECE) circuit. Thus, the SICE circuit is a combination of Synchronous Switch Harvesting on Inductor (SSHI) and the SECE circuits. It can achieve high power gain and be independent of loading impedance. The SICE interfacing circuit in TSMC 0.25μm HV-CMOS has been executed and taped-out. The post layout simulation results, including power consumption, circuit efficiency, and power gain will be presented in this paper. © 2018 IEEE.Piezoelectric energy harvesting; synchronous electric charge extraction; synchronous switch on inductor[SDGs]SDG7Bias voltage; CMOS integrated circuits; Electric charge; Electric switches; Energy efficiency; Extraction; Piezoelectricity; Timing circuits; Charge extraction; Circuit efficiency; Interface circuits; Interfacing circuits; Piezoelectric energy harvesting; Piezoelectric voltage; Post layout simulation; Synchronous switches; Energy harvestingconference paper10.1109/ISCAS.2018.83517002-s2.0-85057116032https://www.scopus.com/inward/record.uri?eid=2-s2.0-85057116032&doi=10.1109%2fISCAS.2018.8351700&partnerID=40&md5=e8413cd0e594bb1334584587e51bd0e1