https://scholars.lib.ntu.edu.tw/handle/123456789/154571
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Chen, Kuan-Hung | en_US |
dc.contributor.author | TZI-DAR CHIUEH | en_US |
dc.contributor.author | SHI-CHUNG CHANG | en_US |
dc.contributor.author | Luh P.B. | - |
dc.creator | Chen, Kuan-Hung; Chiueh, Tzi-Dar; Chang, Shi-Chung; Luh, P.B. | - |
dc.date | 2005 | en |
dc.date.accessioned | 2009-02-18T07:37:46Z | - |
dc.date.accessioned | 2018-07-06T15:22:41Z | - |
dc.date.available | 2009-02-18T07:37:46Z | - |
dc.date.available | 2018-07-06T15:22:41Z | - |
dc.date.issued | 2005 | - |
dc.identifier.issn | 02780046 | - |
dc.identifier.uri | http://ntur.lib.ntu.edu.tw//handle/246246/132859 | - |
dc.identifier.uri | http://ntur.lib.ntu.edu.tw/bitstream/246246/132859/1/07.pdf | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-13944250237&doi=10.1109%2fTIE.2004.841074&partnerID=40&md5=602fb03910e45fe361beb429ec9d9034 | - |
dc.description.abstract | A job shop is a typical environment for manufacturing low-volume and high- variety discrete parts, where parts are of various due dates, priorities, and sequences of production operations. Good scheduling of when to do what using which resource is critical and challenging for the competitiveness of job shops. The Lagrangian relaxation neural network (LRNN) presented by Luh et al. provides an effective solution to this problem. To further speed up the scheduling of large problems, the parallelism of the LRNN approach is exploited in this paper for hardware implementation. A parallel processor based on the single-instruction multiple-data-stream architecture and its associated instruction set are designed. The architecture is implemented in a single-poly quadruple-metal 0.35-μm CMOS technology. Test results shows that the fabricated chip achieves 10 and 30 times speed-up when compared with several commercial digital signal processor chips and a 600-MHz PC, respectively. © 2005 IEEE. | - |
dc.format | application/pdf | en |
dc.format.extent | 1021687 bytes | - |
dc.format.mimetype | application/pdf | - |
dc.language | en | en |
dc.language.iso | en_US | - |
dc.relation.ispartof | IEEE Transactions on Industrial Electronics | - |
dc.subject | Job-shop scheduling; Lagrangian relaxation neural network (LRNN); Single-instruction multiple-data-stream (SIMD) | - |
dc.subject.other | Algorithms; CMOS integrated circuits; Dynamic programming; Lagrange multipliers; Neural networks; VLSI circuits; Job shop scheduling; Lagrangian relaxation neural network (LRNN); Neuron based dynamic programming; Single instruction multiple data stream (SIMD); Integrated circuit manufacture | - |
dc.title | A 1600-MIPS parallel processor IC for job-shop scheduling | - |
dc.type | journal article | en |
dc.identifier.doi | 10.1109/TIE.2004.841074 | - |
dc.identifier.scopus | 2-s2.0-13944250237 | - |
item.fulltext | with fulltext | - |
item.grantfulltext | open | - |
dc.relation.pages | 291-299 | - |
dc.relation.journalvolume | 52 | - |
dc.relation.journalissue | 1 | - |
dc.identifier.uri.fulltext | http://ntur.lib.ntu.edu.tw/bitstream/246246/132859/1/07.pdf | - |
item.openairetype | journal article | - |
item.openairecristype | http://purl.org/coar/resource_type/c_6501 | - |
item.fulltext | with fulltext | - |
item.grantfulltext | open | - |
item.languageiso639-1 | en_US | - |
item.cerifentitytype | Publications | - |
crisitem.author.dept | Electrical Engineering | - |
crisitem.author.dept | Electronics Engineering | - |
crisitem.author.dept | MediaTek-NTU Research Center | - |
crisitem.author.dept | Graduate School of Advanced Technology | - |
crisitem.author.dept | Electrical Engineering | - |
crisitem.author.dept | Industrial Engineering | - |
crisitem.author.dept | Communication Engineering | - |
crisitem.author.orcid | 0000-0003-0851-6629 | - |
crisitem.author.orcid | 0000-0001-7595-2485 | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | Others: University-Level Research Centers | - |
crisitem.author.parentorg | National Taiwan University | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Engineering | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。