https://scholars.lib.ntu.edu.tw/handle/123456789/307465
標題: | A high-precision time-to-digital converter using a two-level conversion scheme | 作者: | Hwang, C.-S. Chen, P. HEN-WAI TSAO |
關鍵字: | Delay-locked loop; Time-to-digital converter (TDC); Vernier delay line | 公開日期: | 2004 | 卷: | 51 | 期: | 4 I | 起(迄)頁: | 1349-1352 | 來源出版物: | IEEE Transactions on Nuclear Science | 摘要: | This paper describes a design of time-to-digital converter (TDC) using a two-level conversion scheme. The first level is accomplished by a multi-phase sampling technique with the aid of delay-locked loop (DLL). Then the input signal and its adjacent sampling clock are manipulated and sent into a vernier delay line (VDL) sampling circuit at the second level. The proposed TDC can provide high resolution with less hardware compared to one level VDL sampling circuit with the same dynamic range. A new architecture of dual DLL circuit is also implemented to stabilize delay control against process and ambient variations. A test chip is designed and fabricated in 0.35-μm logic technology. With an input reference clock within 130 to 160 MHz, the TDC achieves 24 to 30 ps resolution. The DNL is less than ±0.55 LSB and INL is within + 1 to - 1.5 LSB. |
URI: | http://www.scopus.com/inward/record.url?eid=2-s2.0-4444324969&partnerID=MN8TOARS http://scholars.lib.ntu.edu.tw/handle/123456789/307465 |
DOI: | 10.1109/TNS.2004.832902 | SDG/關鍵字: | Delay-locked loops; Loop filters; Time-to-digital convertor (TDC); Vernier delay line (VDL); Computer simulation; Control nonlinearities; Control system analysis; Design aids; Graph theory; Information analysis; Mathematical models; Signal processing; Time and motion study; Voltage measurement; Analog to digital conversion |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。