https://scholars.lib.ntu.edu.tw/handle/123456789/502226
標題: | Thermal-aware router-sharing architecture for 3D network-on-chip designs | 作者: | Huang, Y.-R. Pan, J.-H. Lu, Y.-C. YI-CHANG LU |
關鍵字: | 3D ICs; 3D Network-on-chip; network performance analysis; thermal analysis | 公開日期: | 2010 | 起(迄)頁: | 1087-1090 | 來源出版物: | IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS | 摘要: | In this paper we propose a router-sharing architecture for 3D NoC which outperforms existing 3D NoC designs under thermal impacts. According to thermal simulations, in conventional designs, the routers on the top layers far from the heat sink have to be disabled frequently to avoid thermal emergency. Therefore, the proposed architecture removes all routers on the top layers and uses only buses to connect top-layer PEs to the routers underneath. At 85 °C, our architecture receives 1.4 times as many packets when compared to conventional designs. If the temperature constraint is set at 80 °C, our architecture can receive 2 times as many packets. In addition, this new architecture is energy-efficient because the average number of hops is reduced. © 2010 IEEE. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/502226 | DOI: | 10.1109/APCCAS.2010.5774962 | SDG/關鍵字: | 3-D ICs; Average number of hops; Conventional design; Energy efficient; Network on chip; network performance analysis; Network-on-chip design; NoC design; Proposed architectures; Thermal emergencies; Thermal impacts; Thermal simulations; Computer architecture; Design; Energy efficiency; Network architecture; Network performance; Servers; Thermoanalysis; Three dimensional; VLSI circuits; Routers |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。