https://scholars.lib.ntu.edu.tw/handle/123456789/634341
標題: | A 24-GHz 65-nm CMOS 3-D Radial and Vertically Stacked Transmitter Front-End IC for Vital-sign Detection Radar Applications | 作者: | Lin, Yi Hsien Chao, Ti Yu Hsiao, Shao Cheng Huang, Yen Ju Liang, You Jen Tsai, Jeng Han Alsuraisry, Hamed TIAN-WEI HUANG |
關鍵字: | 65-nm CMOS | power amplifier | ring mixer | three-dimensional integrated circuit (3-D IC) | transmitter front-end | 公開日期: | 1-一月-2022 | 卷: | 2022-November | 來源出版物: | Asia-Pacific Microwave Conference Proceedings, APMC | 摘要: | In contrast to the conventional horizontal routings in chip layout, a 24-GHz three dimensional transmitter front-end integrated circuit architecture with vertical signal paths implemented by a 1P9M 65-nm CMOS technology is proposed in this article. With the up-converison ring mixer located at the center of the layout with its traces routed on the bottom, and four power amplifier cells radially distributed on the four quadrants of the chip with their traces at the top metals, an ultra-small core area of 0.27 mm2 is occupied. Besides, layout symmetry is ensured and heat dissipation problem might be alleviated. The transmitter has a 3-dB bandwidth from 21 to 28 GHz. The measured conversion gain and saturation power (Psat) are 3 dB and 5.5 dBm, respectively, under 14 mW DC-power consumption (PDC) at 24 GHz. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/634341 | ISBN: | 9784902339567 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。