Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Analysis and VLSI architecture of update step in motion-compensated temporal filtering
Details
Analysis and VLSI architecture of update step in motion-compensated temporal filtering
Journal
IEEE International Symposium on Circuits and Systems
Pages
5343-5346
Date Issued
2006
Author(s)
Cheng, C.-C.
Chen, C.-Y.
Chen, Y.-H.
Chen, L.-G.
LIANG-GEE CHEN
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-34547320287&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/321233
Type
conference paper