Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
A Delay-Line Based On-Chip Jitter Measurement Technique
Details
A Delay-Line Based On-Chip Jitter Measurement Technique
Journal
VLSI Design/CAD Symposium
Date Issued
2003-08
Author(s)
J. J. Huang
J. L. Huang
JIUN-LANG HUANG
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/304374
Type
conference paper