Low-power memory-reduced traceback MAP decoding for double-binary convolutional turbo decoder
Journal
IEEE Transactions on Circuits and Systems I: Regular Papers
Journal Volume
56
Journal Issue
5
Pages
1005-1016
Date Issued
2009
Author(s)
Abstract
Iterative decoding of convolutional turbo code (CTC) has a large memory power consumption. To reduce the power consumption of the state metrics cache (SMC), low-power memory-reduced traceback maximum a posteriori algorithm (MAP) decoding is proposed. Instead of storing all state metrics, the traceback MAP decoding reduces the size of the SMC by accessing difference metrics. The proposed traceback computation requires no complicated reversion checker, path selection, and reversion flag cache. For double-binary (DB) MAP decoding, radix-2 × 2 and radix-4 traceback structures are introduced to provide a tradeoff between power consumption and operating frequency. These two traceback structures achieve an around 20% power reduction of the SMC, and around 7% power reduction of the DB MAP decoders. In addition, a high-throughput 12-mode WiMAX CTC decoder applying the proposed radix-2 × 2 traceback structure is implemented by using a 0.13-μm CMOS process in a core area of 7.16 mm2. Based on postlayout simulation results, the proposed decoder achieves a maximum throughput rate of 115.4 Mbps and an energy efficiency of 0.43 nJ/bit per iteration. © 2009 IEEE.
Subjects
Low-power design; Maximum a posteriori (MAP) algorithm; Turbo decoder
SDGs
Other Subjects
Cache memory; Convolution; Electric power supplies to apparatus; Electric power utilization; Energy efficiency; Genetic algorithms; Turbo codes; Wimax; Convolutional turbo codes; Low-power design; Low-power memory; Maximum a posteriori algorithm; Maximum through-put; Operating frequency; Post layout simulation; Turbo decoders; Iterative decoding
Type
journal article