Layout techniques for on-chip interconnect inductance reduction.
Journal
Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, Yokohama, Japan, January 27-30, 2004
Pages
269-273
Date Issued
2004
Author(s)
Type
conference paper