VLSI-based array dividers with concurrent error detection
Journal
International Journal of Electronics
Journal Volume
78
Journal Issue
6
Pages
1139-1148
Date Issued
1995
Author(s)
Abstract
An alternative design of VLSI-based array dividers with concurrent error detection by recomputing using partitioned architecture (REPA) is proposed. The basic concept is that the divider array can be divided into two identical parts and its operation can be completed by using one part through two iterative calculations. With two such parts, a concurrent error detection scheme can be designed by using a space redundancy approach, and the detecting action is achieved at each iteration. The design is better than previous designs, such as RESO and AL, in terms of area requirement, time penalty, fault model and error latency. Advanced analysis of m partitions is also included. The experimental results are attractive, especially for designs with application-specified trade-offs between speed performance and area cost. © 1995 Taylor & Francis Ltd.
Other Subjects
Computational methods; Digital circuits; Electric fault currents; Error detection; Iterative methods; VLSI circuits; Concurrent error detection; Recomputing using partitioned architecture (REPA); Space redundancy approach; Dividing circuits (arithmetic)
Type
journal article