https://scholars.lib.ntu.edu.tw/handle/123456789/313928
標題: | VLSI-based array dividers with concurrent error detection | 作者: | Chen, T.-H. Lee, Y.-P. LIANG-GEE CHEN |
公開日期: | 1995 | 卷: | 78 | 期: | 6 | 起(迄)頁: | 1139-1148 | 來源出版物: | International Journal of Electronics | 摘要: | An alternative design of VLSI-based array dividers with concurrent error detection by recomputing using partitioned architecture (REPA) is proposed. The basic concept is that the divider array can be divided into two identical parts and its operation can be completed by using one part through two iterative calculations. With two such parts, a concurrent error detection scheme can be designed by using a space redundancy approach, and the detecting action is achieved at each iteration. The design is better than previous designs, such as RESO and AL, in terms of area requirement, time penalty, fault model and error latency. Advanced analysis of m partitions is also included. The experimental results are attractive, especially for designs with application-specified trade-offs between speed performance and area cost. © 1995 Taylor & Francis Ltd. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029325385&doi=10.1080%2f00207219508926239&partnerID=40&md5=b4cd3e48590339545ac2694312aa1b38 http://scholars.lib.ntu.edu.tw/handle/123456789/313928 |
ISSN: | 00207217 | DOI: | 10.1080/00207219508926239 | SDG/關鍵字: | Computational methods; Digital circuits; Electric fault currents; Error detection; Iterative methods; VLSI circuits; Concurrent error detection; Recomputing using partitioned architecture (REPA); Space redundancy approach; Dividing circuits (arithmetic) |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。