Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Parallel Architectures for 3-Step Hierarchical Search Block-Matching Algorithm
Details
Parallel Architectures for 3-Step Hierarchical Search Block-Matching Algorithm
Journal
IEEE Transactions on Circuits and Systems for Video Technology
Journal Volume
4
Journal Issue
4
Pages
407-416
Date Issued
1994
Author(s)
Jong, H.-M.
Chen, L.-G.
LIANG-GEE CHEN
TZI-DAR CHIUEH
DOI
10.1109/76.313135
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/502389
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028480896&doi=10.1109%2f76.313135&partnerID=40&md5=841aa99bd54da951f02cdd0a4561133d
Type
journal article