Gate Misalignment Effect Related Capacitance Behavior of a 100nm DG FD SOI NMOS Device with n+/p+ Poly Top/Bottom Gate
Journal
IEEE Conference on Electron Devices and Solid-State Circuits
Pages
397-400
Date Issued
2004-10
Author(s)
Type
conference paper