Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Multi-core V
min
and Worst-core V
min
Prediction using SOMAC
Details
Multi-core V
min
and Worst-core V
min
Prediction using SOMAC
Journal
2025 IEEE 43rd VLSI Test Symposium (VTS)
Start Page
1-7
Date Issued
2025-04-28
Author(s)
Liao, Jeng-Yu
Wang, Li-Yang
CHIEN-MO LI
Chen, Harry H.
DOI
10.1109/vts65138.2025.11022871
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/732811
Publisher
IEEE
Type
conference proceedings
