Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Implementation of programmable delay lines on off-the-shelf FPGAs
Details
Implementation of programmable delay lines on off-the-shelf FPGAs
Journal
IEEE AUTOTESTCON
Pages
37-40
Date Issued
2013-09
Author(s)
Y.-Y. Chen
J.-L. Huang
T. Kuo
JIUN-LANG HUANG
DOI
10.1109/AUTEST.2013.6645040
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/381696
Type
conference paper