https://scholars.lib.ntu.edu.tw/handle/123456789/173731
標題: | A 10-MS/s-to-100-kS/s Power-Scalable Fully Differential CBSC 10-Bit Pipelined ADC With Adaptive Biasing | 作者: | Huang, Mu-Chen SHEN-IUAN LIU |
關鍵字: | CBSC circuits; Comparator-based switched capacitor (CBSC); Pipelined analog-to-digital converter (ADC); Power scalable | 公開日期: | 2010 | 卷: | 57 | 期: | 1 | 起(迄)頁: | 11-15 | 來源出版物: | IEEE Transactions on Circuits and Systems II: Express Briefs | 摘要: | A 10-MS/s-to-100-kS/s power-scalable fully differential comparator-based switched-capacitor (CBSC) 10-bit pipelined analog-to-digital converter (ADC) is presented. To operate over a wide range of sampling rates, an adaptive biasing technique is proposed to enhance both linearity and signal-to-noise- plusdistortion ratio (SNDR) at low sampling rates. This ADC has been fabricated in a 0.18-μm standard CMOS process. It achieves 62.3-dB spurious-free-dynamic range (SFDR) and 53.3-dB SNDR while being sampled at 10 MS/s and consuming 1.95 mW from a 1.8-V power supply, which obtains a figure of merit of 510 fJ/step. With the utilization of adaptive biasing, the SNDR increases from 53.3 to 56.4 dB at most when decreasing the sampling rate. In addition, its power consumption continuously reduces from 1.95 mW (10 MS/s) to 158.4 μW (100 kS/s). © 2006 IEEE. |
URI: | http://scholars.lib.ntu.edu.tw/handle/123456789/359283 http://ntur.lib.ntu.edu.tw/bitstream/246246/237189/-1/03.pdf https://www.scopus.com/inward/record.uri?eid=2-s2.0-76149138450&doi=10.1109%2fTCSII.2009.2037259&partnerID=40&md5=041665f9eb9126832971ed652bb6278c |
ISSN: | 15497747 | DOI: | 10.1109/TCSII.2009.2037259 | SDG/關鍵字: | Comparator circuits; Comparators (optical); Frequency converters; Pipelines; Signal to noise ratio; Adaptive biasing; Figure of merits; Fully differential; Pipelined analog-to-digital converter; Power scalable; Spurious free dynamic range; Standard CMOS process; Switched capacitor; Analog to digital conversion |
顯示於: | 電子工程學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。