https://scholars.lib.ntu.edu.tw/handle/123456789/303299
標題: | Analysis of FPGA/FPIC switch modules | 作者: | Zhu, K. Wu, G.-M. Wong, D.F. Wong, C.K. YAO-WEN CHANG |
關鍵字: | Computer-aided design of VLSI; FPGA; FPIC; Layout; Synthesis | 公開日期: | 2003 | 卷: | 8 | 期: | 1 | 起(迄)頁: | 11-37 | 來源出版物: | ACM Transactions on Design Automation of Electronic Systems | 摘要: | Switch modules are the most important component of the routing resources in FPGAs/FPICs. Previous works have shown that switch modules with higher routability result in better area performance for practical applications. We consider in this paper an FPGA/FPIC switch-module analysis problem: the inputs consist of a switch-module description and the number of nets required to be routed through the switch module; the question is to determine if there exists a feasible routing for the routing requirements on the switch module. As a fundamental problem for the analysis of switch modules, this problem is applicable to the design and routability evaluation of FPGA/FPIC switch modules and FPGA/FPIC routing. We present a network-flow-based approximation algorithm for this problem. Based on mathematical analyses, we show that this algorithm has provably good performance with the bounds 5 and 5/4 away from the optima for two types of switch modules, respectively. Extensive experiments show that this algorithm is highly accurate and runs very efficiently. |
URI: | http://www.scopus.com/inward/record.url?eid=2-s2.0-0037222671&partnerID=MN8TOARS http://scholars.lib.ntu.edu.tw/handle/123456789/303299 |
ISSN: | 10844309 | DOI: | 10.1145/606603.606605 | SDG/關鍵字: | Algorithms; Combinatorial circuits; Computer aided design; Switches; VLSI circuits; Flow analyzers; Field programmable gate arrays |
顯示於: | 電子工程學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。