A broadband chip-level power-bus model feasible for power integrity chip-package co-design in high-speed memory circuits
Journal
IEEE Transactions on Electromagnetic Compatibility
Journal Volume
52
Journal Issue
1
Pages
235-239
Date Issued
2010-02
Author(s)
Type
journal article