Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Clock-aware placement for large-scale heterogeneous FPGAs
Details
Clock-aware placement for large-scale heterogeneous FPGAs
Journal
IEEE/ACM International Conference on Computer-Aided Design
Journal Volume
2017-November
Pages
519-526
Date Issued
2017
Author(s)
Kuo, Y.-C.
Huang, C.-C.
Chen, S.-C.
Chiang, C.-H.
Chang, Y.-W.
Kuo, S.-Y.
DOI
10.1109/ICCAD.2017.8203821
URI
https://www.scopus.com/inward/record.uri?eid=2-s2.0-85043524583&doi=10.1109%2fICCAD.2017.8203821&partnerID=40&md5=55d27fd10f9a9ba36f7a06479de4fd28
https://scholars.lib.ntu.edu.tw/handle/123456789/405632
Type
conference paper