A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm
Journal
IEEE Transactions on Circuits and Systems, Part-II: Express Briefs (SCI, EI)
Journal Volume
57
Journal Issue
6
Pages
2414-2428
Date Issued
2010
Author(s)
SDGs
Type
journal article