Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Testing of TSV-induced small delay faults for 3-D integrated circuits
Details
Testing of TSV-induced small delay faults for 3-D integrated circuits
Journal
IEEE Trans. Very Large Scale Integration (VLSI) Systems
Journal Volume
22
Journal Issue
3
Pages
2043-2052
Date Issued
2014
Author(s)
Chun-Yi Kuo
Chi-Jih Shih
Yi-Chang Lu
James C.-M. Li
Krishnendu Chakrabarty
YI-CHANG LU
CHIEN-MO LI
DOI
10.1109/tvlsi.2013.2250320
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/429927
Type
journal article