https://scholars.lib.ntu.edu.tw/handle/123456789/451954
標題: | A 0.25�gm HV-CMOS Synchronous Inversion and Charge Extraction (SICE) Interface Circuit for Piezoelectric Energy Harvesting | 作者: | Cheng, K.-R. Chen, H.-S. Lallart, M. Wu, W.-J. WEN-JONG WU |
關鍵字: | Piezoelectric energy harvesting; synchronous electric charge extraction; synchronous switch on inductor | 公開日期: | 2018 | 卷: | 2018-May | 來源出版物: | IEEE International Symposium on Circuits and Systems | 摘要: | This paper presents a 0.25μm HV-CMOS implementation of a Synchronous Inversion and Charge Extraction (SICE) interface circuit for piezoelectric energy harvesting. The bias-flip interfacing circuits which perform voltage inversion on the extremes of the voltage waveform have been proved effectively boosting the output power of piezoelectric energy harvesting. The proposed SICE interfacing circuit inverts the piezoelectric voltage on each extremum (bias flip action) for a given number of extremum occurrences, and then extracts the total electrostatic through the Synchronous Electric Charge Extraction (SECE) circuit. Thus, the SICE circuit is a combination of Synchronous Switch Harvesting on Inductor (SSHI) and the SECE circuits. It can achieve high power gain and be independent of loading impedance. The SICE interfacing circuit in TSMC 0.25μm HV-CMOS has been executed and taped-out. The post layout simulation results, including power consumption, circuit efficiency, and power gain will be presented in this paper. © 2018 IEEE. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/451954 | DOI: | 10.1109/ISCAS.2018.8351700 | SDG/關鍵字: | Bias voltage; CMOS integrated circuits; Electric charge; Electric switches; Energy efficiency; Extraction; Piezoelectricity; Timing circuits; Charge extraction; Circuit efficiency; Interface circuits; Interfacing circuits; Piezoelectric energy harvesting; Piezoelectric voltage; Post layout simulation; Synchronous switches; Energy harvesting |
顯示於: | 工程科學及海洋工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。