https://scholars.lib.ntu.edu.tw/handle/123456789/487737
標題: | HotSpot Cache: Joint Temporal and Spatial Locality Exploitation for I-Cache Energy Reduction | 作者: | Yang, C.-L. Lee, C.-H. CHIA-LIN YANG |
關鍵字: | Embedded Systems; Instruction Cache; Low Power Design | 公開日期: | 2004 | 卷: | 2004-January | 期: | January | 起(迄)頁: | 114-119 | 來源出版物: | Proceedings of the International Symposium on Low Power Electronics and Design | 摘要: | Power consumption is an important design issue of current embedded systems. It has been shown that the instruction cache accounts for a significant portion of the power dissipation of the whole chip. Several studies propose to add a cache (L0 cache) that is very small relative to the conventional L1 cache on chip for power optimization since a smaller cache has lower load capacitance. However, energy savings often come at the cost of performance degradation. In this paper, we propose a novel instruction cache architecture, the HotSpot cache, that achieves energy savings without sacrificing performance. The HotSpot cache identifies frequently accessed instructions dynamically and stores them in the L0 cache. Other instructions are placed only in the L1 cache. A steering mechanism is employed to direct an instruction to its allocated cache in the instruction fetch stage. The simulation results show that the HotSpot cache can achieve 52% instruction cache energy reduction on the average for a set of multimedia applications without performance degradation. © 2004 ACM. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/487737 | DOI: | 10.1109/LPE.2004.240812 | SDG/關鍵字: | Cache memory; Design; Electric power supplies to apparatus; Energy conservation; Low power electronics; Power electronics; Instruction caches; Instruction fetch; Low-power design; Multimedia applications; Performance degradation; Power Optimization; Steering mechanisms; Temporal and spatial; Embedded systems |
顯示於: | 資訊工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。