System-Level Performance and Power Optimization for MPSoC: A Memory Access-Aware Approach
Journal
Acm Transactions on Embedded Computing Systems
Journal Volume
14
Journal Issue
1
Pages
8
Date Issued
2015
Author(s)
Abstract
As the number of IPs in a multimedia Multi-Processor System-on-Chip (MPSoC) continues to increase, concurrent memory accesses from different IPs increasingly stress memory systems, which presents both opportunities and challenges for future MPSoC design. The impact of such requirements on the system-level design for MPSoC is twofold. First, contention among IPs prolongs memory access time, which exacerbates the persisting memory wall problem. Second, longer memory accesses lead to longer IP stall time, which results in unnecessary leakage waste. In this article, we propose two memory access-aware system-level design approaches for performance and leakage optimization. To alleviate the memory wall problem, we propose a Hierarchical Memory Scheduling (HMS) policy that schedules memory requests from the same IP and application consecutively to reduce interference among memory accesses from different IPs with a fairness guarantee. To reduce IP leakage waste due to long memory access, we propose a memory accessaware power-gating policy. A straightforward power-gating approach is to power gate an IP when it needs to fetch data from memory. However, due to the response time variation among memory accesses, aggressively power gating an IP whenever a memory request occurs may result in incorrect power-gating decisions. The proposed memory access-aware power-gating policy makes these decisions judiciously, based on the predicted memory latency of an individual IP and its energy breakeven time. The experimental results show that the proposed HMS memory scheduling policy improves system throughput by 42% compared to First-Come-First-Serve (FCFS) and by 21% compared to First-Ready First-Come-First-Serve (FR-FCFS) on an MPSoC for mobile phones. For the improvement of fairness, HMS improves fairness by 1.52× compared to FCFS and by 1.23× compared to FRFCFS. In the aspect of leakage optimization, our memory accessaware power-gating mechanism improves energy savings by 3.88× and reduces the performance penalty by 70% compared to conventional timeout-based power gating. We further demonstrate that our HMS memory scheduler can regulate memory access orders, thereby reducing memory response time variation. This leads to more accurate power-down decisions for both conventional timeout power gating and the proposed memory access- aware power gating. © 2015 ACM 1539-9087/2015/01-ART2 $15.00.
SDGs
Other Subjects
Application specific integrated circuits; Application specific integrated circuits; Cellular telephone systems; Cellular telephone systems; Design; Design; Distributed computer systems; Distributed computer systems; Energy conservation; Energy conservation; Interference suppression; Interference suppression; Microprocessor chips; Microprocessor chips; Multiprocessing systems; Multiprocessing systems; Packet networks; Packet networks; Response time (computer systems); Response time (computer systems); System-on-chip; System-on-chip; Systems analysis; Systems analysis; First come first serves; First come first serves; Memory scheduling; Memory scheduling; MPSoC; MPSoC; Multi processor system on chips; Multi processor system on chips; Performance penalties; Performance penalties; Power gatings; Power gatings; Power-gating mechanisms; Power-gating mechanisms; System-level performance; System-level performance; Scheduling; Scheduling
Type
journal article