Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
INTEGRA: Fast multibit flip-flop clustering for clock power saving
Details
INTEGRA: Fast multibit flip-flop clustering for clock power saving
Journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Journal Volume
31
Journal Issue
2
Pages
192-204
Date Issued
2012
Author(s)
Jiang, I.H.-R.
Chang, C.-L.
Yang, Y.-M.
HUI-RU JIANG
DOI
10.1109/TCAD.2011.2177459
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/497920
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863033814&doi=10.1109%2fTCAD.2011.2177459&partnerID=40&md5=7765bc306b69cb8ef9cb508c2eaf7b30
Type
conference paper