Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A digital MDLL using switched biasing technique to reduce low-frequency phase noise
Details
A digital MDLL using switched biasing technique to reduce low-frequency phase noise
Journal
2016 IEEE Asian Solid-State Circuits Conference, A-SSCC 2016 - Proceedings
Pages
101-104
Date Issued
2017
Author(s)
Chiang, C.-H.
Huang, C.-C.
Kuan, T.-K.
SHEN-IUAN LIU
DOI
10.1109/ASSCC.2016.7844145
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499859
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015235092&doi=10.1109%2fASSCC.2016.7844145&partnerID=40&md5=769f733ed179fabee5ab3421444632b8
Type
conference paper