Fault diagnosis in reconfigurable VLSI and WSI processor arrays.
Journal
VLSI Signal Processing
Journal Volume
2
Journal Issue
3
Pages
173-187
Date Issued
1990
Author(s)
Abstract
A systematic efficient fault diagnosis method for reconfigurable VLSI/WSI array architectures is presented. The basic idea is to utilize the output data path independence among a subset of processing elements (PEs) based on the topology of the array under test. The "divide and conquer" technique is applied to reduce the complexity of test application and enhance the controllability and observability of a processor array. The array under test is divided into nonoverlapping diagnosis blocks. Those PEs in the same diagnosis block can be diagnosed concurrently. The problem of finding diagnosis blocks is shown equivalent to a generalized Eight Queens problem. Three types of PEs and one type of switches, which are designed to be easily testable and reconfigurable, are used to show how to apply this approach. The main contribution of this paper is an efficient switch and link testing procedure, and a novel PE fault diagnosis approach which can speed up the testing by at least O({curly logical or}V{curly logical or}1/2) for the processor arrays considered in this paper, where {curly logical or}V{curly logical or} is the number of PEs. The significance of our approach is the ability to detect as well as to locate multiple PE, switch, and link faults with little or no hardware overhead. © 1990 Kluwer Academic Publishers.
Type
journal article