Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Defect-Tolerant Hierarchical Sorting Networks for Wafer-Scale Integration
Details
Defect-Tolerant Hierarchical Sorting Networks for Wafer-Scale Integration
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
26
Journal Issue
9
Pages
1212-1222
Date Issued
1991
Author(s)
SY-YEN KUO
DOI
10.1109/4.84937
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/500877
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026221142&doi=10.1109%2f4.84937&partnerID=40&md5=7c35bacae4de81e09ddafaf8fd6a2779
Type
journal article