https://scholars.lib.ntu.edu.tw/handle/123456789/559305
標題: | Via-based redistribution layer routing for InFO packages with irregular pad structures | 作者: | Wen, H.-T. Cai, Y.-J. Hsu, Y. YAO-WEN CHANG |
公開日期: | 2020 | 卷: | 2020-July | 來源出版物: | Proceedings - Design Automation Conference | 摘要: | The integrated fan-out (InFO) wafer-level chip-scale package is introduced for modern system-in-package designs with larger I/O counts and higher interconnection density. A redistribution layer (RDL) in an InFO package is an extra metal layer for inter-chip connections. To achieve flexible and compact inter-chip connections, the RDL routing problem for InFO packages has become a crucial problem for modern electronic designs. In advanced high-density InFO packages, multiple RDLs with flexible vias are often adopted. On the other hand, to integrate chips of different technology nodes into one package, irregular pad structures need to be considered. To our best knowledge, however, there is no published work for RDL routing considering flexible vias or irregular pad structures. In this paper, we present the first work to handle the routing problem with pre-assigned pad pairs (i.e., the hardest pre-assignment routing problem) on the via-based multi-chip multi-layer InFO package with irregular pad structures. We first propose a layer assignment method based on a weighted maximum planar subset of chords algorithm to concurrently route as many inter-chip nets as possible. We then propose an octagonal tile model with a layout partitioning method to tackle increasingly popular irregular structures. Finally, we develop an efficient linear-programming-based layout optimization algorithm to find solutions with high-quality wirelength and via arrangements. Experimental results demonstrate the effectiveness and robustness of our algorithm. © 2020 IEEE. |
URI: | https://www.scopus.com/inward/record.url?eid=2-s2.0-85093966820&partnerID=40&md5=17d62a5666952e76a52ce0e1638567ba https://scholars.lib.ntu.edu.tw/handle/123456789/559305 |
ISSN: | 0738100X | DOI: | 10.1109/DAC18072.2020.9218619 | SDG/關鍵字: | Computer aided design; Linear programming; Electronic design; Interconnection density; Irregular structures; Layout optimization; Partitioning methods; Redistribution layers; Technology nodes; Wafer-level chip scale packages; System-in-package |
顯示於: | 電信工程學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。