https://scholars.lib.ntu.edu.tw/handle/123456789/581138
標題: | A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL | 作者: | Chou M.-H Liu S.-I. SHEN-IUAN LIU |
關鍵字: | Phase comparators; Active area; Area-Efficient; CMOS technology; Fast-locking; Injection locked; Injection timing; Phase detectors; Settling time; Phase locked loops | 公開日期: | 2020 | 卷: | 28 | 期: | 11 | 起(迄)頁: | 2474-2478 | 來源出版物: | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | 摘要: | A 2.4-GHz area-efficient and fast-locking subharmonically injection-locked type-I phase-locked loop (SIL-TPLL) is presented. A timing-adjusted phase detector (TPD) is proposed to calibrate the injection timing. This TPD also reduces the settling time of the SIL-TPLL. The loop capacitance of the type-I PLL is tiny to save the area. This SIL-TPLL is fabricated in 45-nm CMOS technology. Its active area is 0.013 mm2. The power consumption is 5.6 mW at 2.4 GHz for a supply of 0.87 V. The integrated jitter of the SIL-TPLL over 1 kHz to 40 MHz is 0.91 ps. ? 1993-2012 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85094919885&doi=10.1109%2fTVLSI.2020.3014885&partnerID=40&md5=8208af52d1fd6d9837d5673f23cb3bb9 https://scholars.lib.ntu.edu.tw/handle/123456789/581138 |
ISSN: | 10638210 | DOI: | 10.1109/TVLSI.2020.3014885 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。