https://scholars.lib.ntu.edu.tw/handle/123456789/581139
標題: | A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL with Loop Bandwidth Calibration | 作者: | Lu Y.-R SHEN-IUAN LIU Yang Y.-C Kang H.-C Chen C.-L Chan K.-U Lin Y.-H. |
關鍵字: | Loop bandwidth calibration; phase-locked loop; pulse width; slew rate; sub-sampling phase detector | 公開日期: | 2021 | 卷: | 68 | 期: | 3 | 起(迄)頁: | 873-877 | 來源出版物: | IEEE Transactions on Circuits and Systems II: Express Briefs | 摘要: | A sub-sampling phase-locked loop (SSPLL) with loop bandwidth calibration is presented. By using a sub-sampling phase detector with gain calibration and a pulse width control circuit, the loop bandwidth deviation of the SSPLL can be reduced. This SSPLL is fabricated in a 40 nm CMOS process and its core area is 0.15mm2. The power consumption of the SSPLL is 5.81mW from a supply of 1.1V. The reference frequency is 75 MHz and the output frequency range of the SSPLL is 2.43.0GHz. The measured rms jitter is 2.02ps at the output frequency of 3.0GHz. With the calibration, the largest loop bandwidth deviation from 3.5MHz among five samples is reduced from-71.4% to-18.5% at 3.0GHz. ? 2004-2012 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85101967322&doi=10.1109%2fTCSII.2020.3022833&partnerID=40&md5=19f029c99d994b5876e4324463ef2b6e https://scholars.lib.ntu.edu.tw/handle/123456789/581139 |
ISSN: | 15497747 | DOI: | 10.1109/TCSII.2020.3022833 | SDG/關鍵字: | Bandwidth; Calibration; Phase comparators; CMOS processs; Gain calibration; Loop bandwidth; Output frequency; Process tolerant; Pulse width control; Reference frequency; Sub-sampling; Phase locked loops |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。