https://scholars.lib.ntu.edu.tw/handle/123456789/581180
標題: | A 270-mV 6T SRAM Using Row-Based Dual-Phase VDDControl in 28-nm CMOS | 作者: | Lu C.-H Hsu Y.-T Wu B.-C TSUNG-TE LIU |
關鍵字: | Leakage current; near-threshold voltage (NTV); static random access memory (SRAM); sub-threshold voltage; ultra-low voltage | 公開日期: | 2020 | 卷: | 67 | 期: | 12 | 起(迄)頁: | 4774-4783 | 來源出版物: | IEEE Transactions on Circuits and Systems I: Regular Papers | 摘要: | This paper presents a 28-nm 32kb 6T static random access memory (SRAM) operating down to the sub-threshold regime. This design employs a dual-phase VDD (DPVDD) control technique in a row-based manner to reduce the minimum functional voltage (Vmin) below the threshold voltage of the transistor (Vth). With the proposed DPVDD technique, during the read operation, the ratio of the read current to the leakage current caused by the unselected bit-cells on the same bit-line is increased by a temporally boosted cell VDD, which increases the signal swing on the bit-line and minimizes the stability degradation caused by the leakage current. In addition, the proposed DPVDD can enhance the stability of the half-selected cells to mitigate the half-select disturbance. A 32-kb 6T SRAM test chip was implemented in 28-nm CMOS technology with a macro area of 0.028 mm2. Measurement results show that the SRAM with the proposed DPVDD achieves Vmin of 0.27 V and the minimum energy of 0.041 fJ/bit. ? 2004-2012 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85097334269&doi=10.1109%2fTCSI.2020.3019578&partnerID=40&md5=566a42fb10fac5b57909062fa6107f1a https://scholars.lib.ntu.edu.tw/handle/123456789/581180 |
ISSN: | 15498328 | DOI: | 10.1109/TCSI.2020.3019578 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。