https://scholars.lib.ntu.edu.tw/handle/123456789/581200
標題: | Analysis of subthreshold swing and internal voltage amplification for hysteresis-free negative capacitance FinFETs | 作者: | Chiu P.-C Hu V.P.-H. VITA PI-HO HU |
關鍵字: | Capacitance; Electron devices; Ferroelectric materials; Fins (heat exchange); Hysteresis; Manufacture; MOSFET devices; Amplification factors; Buried oxide thickness; Capacitance matching; Ferroelectric layers; Negative capacitance; Remnant polarizations; Sub-threshold swing(ss); Subthreshold swing; FinFET | 公開日期: | 2017 | 起(迄)頁: | 134-135 | 來源出版物: | 2017 IEEE Electron Devices Technology and Manufacturing Conference, EDTM 2017 - Proceedings | 摘要: | We present the device design guideline for hysteresis-free negative capacitance FinFETs (NC-FinFETs) to enhance the internal voltage amplification (Av) and reduce the subthreshold swing (SS). Av can be increased by increasing fin width (Wfin), coercive field (Ec), and thickness of the ferroelectric layer (Tfe), and Ay can also be enhanced by reducing EOT, channel length (Lch), buried oxide thickness (Tbox), fin height (Hfin) and remnant polarization (P0). The subthreshold swing improvements of NC-FinFETs over FinFETs become larger as AV increases. With the same channel length, compared with the NC-FinFET without underlap design, NC-FinFET with underlap design exhibits better capacitance matching and larger AV, hence showing larger subthreshold swing improvement and on-current improvement over FinFET. At shorter Lch (= 12.5nm), NC-FinFETs with underlap design exhibit 73.6% improvements in intrinsic delay compared with the FinFETs due to its larger effective drive current. ? 2017 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022041958&doi=10.1109%2fEDTM.2017.7947539&partnerID=40&md5=ef5a66ac85a621134ca0aa915f11e402 https://scholars.lib.ntu.edu.tw/handle/123456789/581200 |
DOI: | 10.1109/EDTM.2017.7947539 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。