https://scholars.lib.ntu.edu.tw/handle/123456789/607349
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Gupta M | en_US |
dc.contributor.author | VITA PI-HO HU | - |
dc.creator | Gupta M;Hu V.P.-H. | - |
dc.date.accessioned | 2022-04-25T06:43:26Z | - |
dc.date.available | 2022-04-25T06:43:26Z | - |
dc.date.issued | 2021 | - |
dc.identifier.issn | 00189383 | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85111654484&doi=10.1109%2fTED.2021.3089105&partnerID=40&md5=e28832c32f36ce7d1d05aa68dd8e18b0 | - |
dc.identifier.uri | https://scholars.lib.ntu.edu.tw/handle/123456789/607349 | - |
dc.description.abstract | In this work, we perform the sensitivity analysis of negative-capacitance (NC) junctionless (JL) transistors considering the variation in device parameters and compared its performance with conventional JL devices. The OFF-current (IOFF) of the JL transistor degrades significantly as the film thickness (Tsi), channel doping (Nch), and oxide thickness (Tox) increase and the gate length (Lg) decreases. However, compared to JL devices, IOFF degradation due to increasing Tsi and Nch and decreasing Lg can be effectively mitigated in NCJL devices. The reduced IOFF and lower IOFF sensitivities in the NCJL transistor are due to the occurrence of more negative internal gate voltage at higher Tsi and Nch and lower Lg, which enhances the channel depletion and reduces the IOFF sensitivity. The impact of Tox and the spacer permittivity (s) shows that reducing Tox and increasing s significantly improve the ON-current in NCJL devices due to better capacitance matching at the ON-state. Besides, for the first time, a design methodology is proposed to optimize the NCJL device for high-performance (HP) applications at Lg = 15 nm. The results presented in this article serve as a guideline to extend the usability of NCJL devices for HP applications. ? 1963-2012 IEEE. | - |
dc.relation.ispartof | IEEE Transactions on Electron Devices | - |
dc.subject | Double-gate (DG) | - |
dc.subject | high performance (HP) | - |
dc.subject | junctionless (JL) | - |
dc.subject | negative capacitance (NC) | - |
dc.subject | Capacitance | - |
dc.subject | Design | - |
dc.subject | Semiconductor doping | - |
dc.subject | Transistors | - |
dc.subject | Capacitance matching | - |
dc.subject | Channel depletion | - |
dc.subject | Design Methodology | - |
dc.subject | Device parameters | - |
dc.subject | High performance applications | - |
dc.subject | Junctionless transistor | - |
dc.subject | Junctionless transistors | - |
dc.subject | Negative capacitance | - |
dc.subject | Sensitivity analysis | - |
dc.title | Sensitivity Analysis and Design of Negative-Capacitance Junctionless Transistor for High-Performance Applications | en_US |
dc.type | journal article | en |
dc.identifier.doi | 10.1109/TED.2021.3089105 | - |
dc.identifier.scopus | 2-s2.0-85111654484 | - |
dc.relation.pages | 4136-4143 | - |
dc.relation.journalvolume | 68 | - |
dc.relation.journalissue | 8 | - |
item.cerifentitytype | Publications | - |
item.fulltext | no fulltext | - |
item.openairecristype | http://purl.org/coar/resource_type/c_6501 | - |
item.openairetype | journal article | - |
item.grantfulltext | none | - |
crisitem.author.dept | Electrical Engineering | - |
crisitem.author.dept | Program in Semiconductor Device, Material, and Hetero-integration | - |
crisitem.author.orcid | 0000-0002-6216-214X | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | Graduate School of Advanced Technology | - |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。