Publication:
Fabrication of GeSn Nanowire MOSFETs by Utilizing Highly Selective Etching Techniques

Loading...
Thumbnail Image

Date

2023

Journal Title

Journal ISSN

Volume Title

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Research Projects

Organizational Units

Journal Issue

Abstract

Germanium–tin (GeSn) epitaxy layer was prepared on an 8-in SOI wafer with a Ge buffer layer. The etching rates of different solutions for the GeSn layer were investigated. The ammonia peroxide mixture can remove the Ge buffer layer with high efficiency and selectivity to the GeSn layer. Heated ammonia solution is able to etch the Si layer without damaging the GeSn layer significantly. The two-step etching process developed in this study is conducive to achieving GeSn nanowires (NWs) by selectively etching the Ge buffer and Si bottom layers. GeSn NWFETs were fabricated and measured. The strain of the GeSn NW channels is preserved with the optimized fabrication process proposed in this study.

Description

Keywords

Germanium; Etching; Silicon; Epitaxial growth; Wet etching; Silicon germanium; Fabrication; Ge; germanium-tin (GeSn); nanowire (NW); selective etching; CHANNEL MOSFETS; TIN; SI

Citation