https://scholars.lib.ntu.edu.tw/handle/123456789/630397
標題: | A Low-Resolution Direct Digital Synthesis Transmitter Architecture Using Dithering for Multiband 5G NR Mobile Applications | 作者: | Chen, You Huei Lin, Shu Chen Hung, Jui Hsin Yang, Hao Shun JAU-HORNG CHEN YI-JAN EMERY CHEN |
關鍵字: | Digital-to-analog converter (DAC) | dithering | quantization noise | 公開日期: | 1-十一月-2022 | 出版社: | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | 卷: | 32 | 期: | 11 | 起(迄)頁: | 1359 | 來源出版物: | IEEE Microwave and Wireless Components Letters | 摘要: | This letter presents a low-resolution multiband transmitter architecture using direct digital synthesis (DDS) with dithering. Modern modulated signals constructed by a low-resolution digital-to-analog converter (DAC) suffer from quantization errors and distortions. The proposed technique reduces the quantization problems with the use of a proper oversampling ratio (OSR) and the dithering technique. This technique has lower cost and lower complexity compared to conventional transmitters while maintaining linearity performance. A 50-MHz 5G NR 256-quadratic-amplitude modulation (QAM) signal is used for concept validation at bands n1, n40, and n50. The proposed work achieved the adjacent channel leakage ratio (ACLR) and error vector magnitude (EVM) requirements of under-30 dBc and 3.5%, respectively. A single 3-bit 10-GS/s radio frequency (RF) DAC is used where the performance is similar to a conventional transmitter using a pair of 5-bit baseband in-phase and quadrature (IQ) DACs. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/630397 | ISSN: | 15311309 | DOI: | 10.1109/LMWC.2022.3182662 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。