https://scholars.lib.ntu.edu.tw/handle/123456789/632285
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Mo F | en-US |
dc.contributor.author | Xiang J | en-US |
dc.contributor.author | Mei X | en-US |
dc.contributor.author | Sawabe Y | en-US |
dc.contributor.author | Saraya T | en-US |
dc.contributor.author | Hiramoto T | en-US |
dc.contributor.author | Su C.-J | en-US |
dc.contributor.author | VITA PI-HO HU | en-US |
dc.contributor.author | Kobayashi M. | en-US |
dc.creator | Mo F;Xiang J;Mei X;Sawabe Y;Saraya T;Hiramoto T;Su C.-J;Hu V.P.-H;Kobayashi M. | - |
dc.date.accessioned | 2023-06-09T07:46:49Z | - |
dc.date.available | 2023-06-09T07:46:49Z | - |
dc.date.issued | 2022 | - |
dc.identifier.issn | 21686734 | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85123286321&doi=10.1109%2fJEDS.2022.3142046&partnerID=40&md5=a9300eeed4a845459bafe924222a850c | - |
dc.identifier.uri | https://scholars.lib.ntu.edu.tw/handle/123456789/632285 | - |
dc.description.abstract | We have fabricated junctionless N-type silicon-on-insulator (SOI) ferroelectric-HfO2 field effect transistors (FeFETs) with overlap and underlap structures between gate and drain/source regions to investigate the role of gate-induced-drain-leakage (GIDL) current in erase operation of FeFETs with a floating body. We also introduced a novel gate stack process for low voltage operation by inserting a Ti layer in the metal gate. The Ti layer insertion can suppress the growth of an interfacial layer (IL) by controlling oxygen intrusion into the IL during the rapid thermal anneal (RTA) process. We demonstrated an efficient erase operation at shorter and lower pulse voltage with GIDL current in the overlap structure than in the underlap structure. A compact FeFET retention model is developed based on the surface-potential based FET model, the nucleation-limited-switching (NLS) model, and the retention model of ferroelectric (FE) capacitor. Faster degradation of the program state observed in the experiment can be explained by electron detrapping according to the modeling and simulation. © 2013 IEEE. | - |
dc.relation.ispartof | IEEE Journal of the Electron Devices Society | - |
dc.subject | FeFET; Ferroelectric; GIDL; HfO2; Junctionless; Retention | - |
dc.subject.other | Drain current; Ferroelectric materials; Ferroelectricity; Field effect transistors; Hafnium oxides; Iron compounds; Silicon on insulator technology; Three dimensional displays; Titanium; Titanium compounds; Erase operation; Ferroelectric-hfo2 field effect transistor; Field-effect transistor; Gate induced drain leakage currents; Gate induced drain leakages; Junctionless; Retention.; Three-dimensional display; Logic gates | - |
dc.title | Efficient Erase Operation by GIDL Current for 3D Structure FeFETs with Gate Stack Engineering and Compact Long-Term Retention Model | en_US |
dc.type | journal article | en |
dc.identifier.doi | 10.1109/JEDS.2022.3142046 | - |
dc.identifier.scopus | 2-s2.0-85123286321 | - |
dc.relation.pages | 115-122 | - |
dc.relation.journalvolume | 10 | - |
item.fulltext | no fulltext | - |
item.openairecristype | http://purl.org/coar/resource_type/c_6501 | - |
item.cerifentitytype | Publications | - |
item.openairetype | journal article | - |
item.grantfulltext | none | - |
crisitem.author.dept | Electrical Engineering | - |
crisitem.author.dept | Program in Semiconductor Device, Material, and Hetero-integration | - |
crisitem.author.orcid | 0000-0002-6216-214X | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | Graduate School of Advanced Technology | - |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。