https://scholars.lib.ntu.edu.tw/handle/123456789/633893
標題: | ML-Assisted VminBinning with Multiple Guard Bands for Low Power Consumption | 作者: | Lin, Wei Chen Chen, Chun Hsieh, Chao Ho CHIEN-MO LI Fang, Eric Jia Wei Hsueh, Sung S.Y. |
關鍵字: | Chip performance prediction | Multiple binning | Process variation | 公開日期: | 1-一月-2022 | 卷: | 2022-September | 來源出版物: | Proceedings - International Test Conference | 摘要: | A two-phase chip performance prediction flow is presented to avoid severe costumer return, reduce power consumption, and mitigate yield loss. In phase I, we first predict the initial value of minimum operating voltage (Vmin). In phase II, we predict the bin for each chip in order to apply different guard bands. Experiments on 851 advanced 7nm mobile chips show that predicted Vmin is larger than actual Vmin for all chips to avoid customer return. Also, power consumption is reduced by 2.69%. Yield loss is mitigated by up to 5.05% when our Vmin requirement is 1.20 scaled Vmin. To implement our flow, we only need to spend a little more runtime compared to the conventional flow. While the runtime of our flow is still short, we can save the long time of measuring Vmin for every chip. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/633893 | ISBN: | 9781665462709 | ISSN: | 10893539 | DOI: | 10.1109/ITC50671.2022.00029 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。