https://scholars.lib.ntu.edu.tw/handle/123456789/639414
標題: | Floorplanning for Embedded Multi-Die Interconnect Bridge Packages | 作者: | Lee, Chung Chia YAO-WEN CHANG |
公開日期: | 1-一月-2023 | 來源出版物: | IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD | 摘要: | Modern heterogeneous integration requires dense IO interconnections among chips, such as CPU and memory, to facilitate bandwidth-aware packaging. The embedded multi-die interconnect bridge (EMIB) has attracted much attention recently by providing a high wiring density and low manufacturing cost. However, EMIB optimization must consider constrained wire orientations and crosstalk. This paper presents the first work on floorplanning for EMIB-based packaging. We first model the floorplanning problem for EMIB-based packaging. Based on a hybrid structure of transitive closure graphs and B∗-trees, we present a novel simulated-annealing-based algorithm to efficiently generate the desired EMIB-aware floorplans. We employ maximum-spanning-tree-based partitioning and tree-based classification for already found partial topologies to search for desired solutions more efficiently. Experimental results show that our algorithm can significantly improve the area, total wirelength, and computation time compared with simulated annealing based on TCGs alone. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/639414 | ISBN: | 9798350315592 | ISSN: | 10923152 | DOI: | 10.1109/ICCAD57390.2023.10323609 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。