Optimizing CFET Parasitic Capacitance and Performance Through Middle Dielectric Isolation and Middle via Integration
Journal
2025 Silicon Nanoelectronics Workshop (SNW)
Start Page
6-7
Date Issued
2025-06-08
Author(s)
Publisher
IEEE
Type
conference paper