https://scholars.lib.ntu.edu.tw/handle/123456789/321262
Title: | A 32-bit logarithmic number system processor | Authors: | Huang, S.-C. LIANG-GEE CHEN Chen, T.-H. |
Issue Date: | 1996 | Journal Volume: | 14 | Journal Issue: | 3 | Start page/Pages: | 311-319 | Source: | Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology | Abstract: | To design a 32-bit logarithmic number system (LNS) processor, this paper presents two novel techniques: Digit-Partition (DP) to design log 2(1.x) function and Iterative Difference by Linear Approximation (IDLA) to design 20.x function. The basic concept behind DP is that variable x can be divided into two parts in bit representation to be implemented. Thus, ROM or PLA table can be reduced to a reasonable size and this will make a high precision design allowable. The basic idea of IDLA is that the function 20.x can be obtained approximately through iterative linear approximations. By this method, only adder, shifter and a small PLA are required, unlike the previous designs which require ROM and multiplier. The experiment results reveal that the proposed design is more attractive than the previous researches in the LNS processor. © 1996 Kluwer Academic Publishers. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030399262&doi=10.1007%2fBF00929624&partnerID=40&md5=d818b8f16adb3c8246a36d69f30dfa15 http://scholars.lib.ntu.edu.tw/handle/123456789/321262 |
ISSN: | 09225773 | DOI: | 10.1007/BF00929624 | SDG/Keyword: | Adders; Approximation theory; Design; Iterative methods; ROM; Shift registers; Logarithmic number system; Program processors |
Appears in Collections: | 電機工程學系 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.