https://scholars.lib.ntu.edu.tw/handle/123456789/499118
Title: | A 5-GHz fractional-N phase-locked loop with spur reduction technique in 0.13-μm CMOS | Authors: | Chiu, W.-H. Cheng, C.-Y. TSUNG-HSIEN LIN |
Issue Date: | 2010 | Start page/Pages: | 2996-2999 | Source: | ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems | URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/499118 | DOI: | 10.1109/ISCAS.2010.5538014 |
Appears in Collections: | 電機工程學系 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.