Issue Date | Title | Author(s) | Source | scopus | WOS | Fulltext/Archive link |
---|---|---|---|---|---|---|
2011 | INTEGRA: Fast multi-bit flip-flop clustering for clock power saving based on interval graphs | Jiang, I.H.-R.; Chang, C.-L.; Yang, Y.-M.; Tsai, E.Y.-W.; Chen, L.S.-F.; HUI-RU JIANG | Proceedings of the International Symposium on Physical Design |