https://scholars.lib.ntu.edu.tw/handle/123456789/151687
標題: | MARS-Multiprocessor architecture reconciling symbolic with numerical processing-a CPU ensemble with zero-delay branch/jump | 作者: | Jang, Gia-Shuh FEI-PEI LAI Lee, Hung-Chang Maa, Yeong-Chang Parng, Tai-Ming Tsai, Jenn-Yuan |
公開日期: | 五月-1989 | 起(迄)頁: | - | 來源出版物: | VLSI Technology, Systems and Applications, 1989. Proceedings of Technical Papers. 1989 International Symposium on | 摘要: | The design of CPU (central processing unit) chips for the MARS project is described. They are the IFU (instruction fetch unit), IPU (integer processing unit), and LPU (list processing unit). The IFU is devised to interleave instruction fetch and execution, and thus to achieve coordinated execution among datapath chips. The IPU is the main computing engine for integer operations and operand address calculation. By using dual-instruction buffers, a reserved phase for branch/jump target fetch, and instruction decode peeping, the architecture can support almost-zero-delay branching and super-zero-delay jump. The LPU handles a Lisp runtime environment, dynamic type checking, and fast list access. In this architecture, the critical path of complex register file access and ALU operation is distributed over the LPU and IPU, and list tracing can be executed quickly by the nondelayed car or cdr instructions. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024941750&partnerID=40&md5=b6b385d4b92e800e04f843af94caeee2 | 其他識別: | N/A | DOI: | 10.1109/VTSA.1989.68647 | SDG/關鍵字: | Integrated Circuits, VLSI--Design; CPU Chips; Microarchitecture; Multiprocessor Architecture; Numerical Processing; Symbolic Processing; Computer Systems, Digital |
顯示於: | 電機工程學系 |
檔案 | 描述 | 大小 | 格式 | |
---|---|---|---|---|
00068647.pdf | 488.22 kB | Adobe PDF | 檢視/開啟 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。