https://scholars.lib.ntu.edu.tw/handle/123456789/310518
標題: | A 0.8V CMOS TSPC Adiabatic DCVS Logic Circuit with the Bootstrap Technique for Low-Power VLSI | 作者: | H. P. Chen JAMES-B KUO |
公開日期: | 十二月-2004 | 起(迄)頁: | 175-178 | 來源出版物: | ICECS | 摘要: | This paper reports a novel 0.8V CMOS true-single-phase-clocking (TSPC) adiabatic differential cascode voltage switch (DCVS) logic circuit with the bootstrap technique for low-power VLSI. Via the pass transistors and compensating transistors, TSPC scheme has been obtained for easy clocking. Using the capacitance coupling from the bootstrap transistors, this 0.8V TSPC adiabatic DCVS logic circuit with the bootstrap technique consumes 31% less energy as compared to the one using the clocked adiabatic latch (CAL) approach. © 2004 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644494747&partnerID=40&md5=bfc52dc8782597b4145b9654dc2c342c | DOI: | 10.1109/icecs.2004.1399643 | SDG/關鍵字: | Capacitance; CMOS integrated circuits; Logic circuits; Transistors; Capacitance; Clocks; CMOS integrated circuits; Computer circuits; Logic circuits; Low power electronics; Timing circuits; VLSI circuits; Bootstrap transistors; DCVS logic circuit; True-single-phase-clocking (TSPC); VLSI circuits; Statistical methods; Bootstrap technique; Bootstrap transistors; Capacitance coupling; Clocking schemes; Differential cascode voltage switch logic; Energy; Low Power; Pass transistors; True-single-phase-clocking |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。