https://scholars.lib.ntu.edu.tw/handle/123456789/310820
Title: | Zero-Skew Clock-Tree Optimization with Buffer-Insertion/Sizing and Wire-Sizing | Authors: | Jeng-Laing Tsai Tsung-Hao Chen CHUNG-PING CHEN |
Issue Date: | Apr-2004 | Journal Volume: | 23 | Journal Issue: | 4 | Start page/Pages: | 565-572 | Source: | IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems (TCAD) | URI: | http://scholars.lib.ntu.edu.tw/handle/123456789/310820 | DOI: | 10.1109/TCAD.2004.825875 |
Appears in Collections: | 電子工程學研究所 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.