https://scholars.lib.ntu.edu.tw/handle/123456789/309558
Title: | High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme | Authors: | AN-YEU(ANDY) WU Yang, M.-D. Wu, A.-Y. Lai, J.-T. AN-YEU(ANDY) WU |
Issue Date: | 2004 | Journal Volume: | 12 | Journal Issue: | 2 | Start page/Pages: | 218-226 | Source: | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | URI: | http://www.scopus.com/inward/record.url?eid=2-s2.0-1642352711&partnerID=MN8TOARS http://scholars.lib.ntu.edu.tw/handle/123456789/309558 |
DOI: | 10.1109/TVLSI.2003.820521 |
Appears in Collections: | 電機工程學系 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.