https://scholars.lib.ntu.edu.tw/handle/123456789/325752
Title: | A period tracking based on-chip sinusoidal jitter extraction technique | Authors: | C.-Y. Kuo JIUN-LANG HUANG |
Keywords: | Built-in self-diagnosis; Built-in self-test; Jitter decomposition; Sinusoidal jitter | Issue Date: | Apr-2006 | Journal Volume: | 2006 | Start page/Pages: | 400 - 405 | Source: | Proceedings of the IEEE VLSI Test Symposium | Conference: | 24th IEEE VLSI Test Symposium | Abstract: | In this paper, an on-chip sinusoidal jitter extraction technique based on period tracking is presented. The proposed technique is a viable on-chip solution. It utilizes a variable delay line and a phase comparator to track the signal's cycle lengths without external reference. Digital signal processing techniques are then applied to the obtained signal period sequence to derive the amplitudes and frequencies of the sinusoidal jitter components. Numerical simulations are performed to validate the idea. The results show that the proposed approach can achieve high amplitude and frequency estimation accuracy and is robust in the presence of random jitter components and delay line variations. © 2006 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751104775&doi=10.1109%2fVTS.2006.10&partnerID=40&md5=bb7b172b6d2de067ff6d6d873b628d3a | DOI: | 10.1109/VTS.2006.10 | SDG/Keyword: | Built-in self test; Computer simulation; Digital signal processing; Electric delay lines; Jitter; Built-in self-diagnosis; Jitter decomposition; Sinusoidal jitter; Chip scale packages |
Appears in Collections: | 電子工程學研究所 |
File | Description | Size | Format | |
---|---|---|---|---|
01617624.pdf | 452.45 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.